

# 4 Realization of Combinatorial Logic

## Student Group

First Name	Surname	Matrikel Nr.

## Table of Contents


<b>4. Realization of Combinatorial Logic</b> .....	2
<b>4.1 Preparation</b> .....	2
4.1.1 History of the Logic Families .....	3
4.1.2 Logic Stages .....	5
<b>4.2 Programmable Logic Device</b> .....	6
<b>4.2.1 Programmable Logic Elements</b> .....	7
<b>4.2.2 Programmable Logic Arrays and Programmable Logic Elements</b> .....	9

# 4. Realization of Combinatorial Logic

## 4.1 Preparation


In the last chapter we investigated the Therm-o-Safety example. From this, it was possible to create the logic formula via sum of products of products of sums (see [figure 1](#)).

Fig. 1: gate logic from Therm-o-Safety example: Formula



It is simple to derive the gate logic from the formula ([figure 2](#)). For each of the three (min)terms an AND-gate combines the needed inputs. As shown in the image, usually parallel to the inputs also the inverted inputs are drawn.

Fig. 2: gate logic from Therm-o-Safety example: Gate Logic



The main question is now: which generalization of the shown logic can be found?

#### 4.1.1 History of the Logic Families

A huge variety of integrated circuits (ICs) were used historically. [figure 3](#) shows two separate integrated circuits: There can be single or multiple gates in an IC with two or more inputs. The most used IC series was the 74xx ICs, where the xx are numbers which define the internal logic.




Fig. 3: integrated circuit

The logic families which were first developed were based on bipolar transistors. To use these as an closed switch a constant current is needed. This result in relatively high power losses. Depending on the combination of these transistors this logic families were called “transistor transistor logic” (TTL) or “emitter coupled logic” (ECL). The name TTL survived as a designation for the needed voltage levels \$0V\$ and \$5V\$. The \$5V\$ can still be found as supply voltage in some logic circuits.

Modern controller an logic is based on CMOS. [figure 4](#) shows that this type of logic only disipates a fraction of the energy loss (and therefore heat) compared to the older logic families. This started the logic circuit developent, which lead to mobile phones, computer and all the other present digital controller.

The 74xx series is nowadays mostly from historical interest. Nearly all of the applications can now be done directly with microcontrollers. In rare cases they are still used as “glue logic” between two logic ICs, e.g. as for adjusting the logic voltage level.

Fig. 4: (historical) Logic Families

Family	Type	Voltage Supply in V	Power Loss per Gate		Typical delay time in ns
			at 100kHz in mW	at 1MHz in mW	
TTL 	7400	5	10	10	10
	74LS00	5	2	2	10
	74S00	5	19	19	3
	74ALS00	5	1	1	4
	74F00	5	4	4	3
	74FS00	5	10	10	1,5
ECL	10.100	-5,2	35	35	2
CMOS 	4.000/74C00	5	0,3	3	90
	74HC00	5	0,5	5	10
	74AC00	5	0,8	8	3
	74LVC00	5	0,0001	0,0004	3
		1,8	0,00002	0,00006	6

### 4.1.2 Logic Stages

From the <img pic02> we know how the logic for the sum of products looks like. in figure 5 also the gate logic for the product of sums is shown. Both consist of two logic stages:

- For sum of products the first logic stage are the OR-gates, the second stage is the AND-gate,
- For product of sums, it is just the other way around: first logic stage AND-gates, second stage OR-gate.

Generally, the two-stage setup allows to implement any possible logic based on a truth table.





Fig. 5: Logic Stages

Often a simplification of the circuit representation is used. There the multiple input and output lines

are reduced to one single line, representing a bus (= multiple parallel lines). Only the inputs which where the crossing of the lines are marked with a black dot are used as an input for the stages. These connections are fixed. Often also programmable connections are used, which are usually set during production. The logic stages can be seen in [figure 6](#).

Fig. 6: simplified representation of the stages




## 4.2 Programmable Logic Device

When there are programmable connections, the IC is called programmable logic device (PLD). Depending on the position of the programmable connections, these PLDs are separated into (see [figure 7](#)):


1. Programmable Array Logic (PAL): first stage is programmable, second stage is fixed
2. Programmable Logic Element (PLE): first stage is fixed, second stage is programmable
3. Programmable Logic Array (PLA): both stages are programmable

Fig. 7: different types of PLDs


Programmable  
Array  
Logic (PAL)



Programmable  
Logic  
Element (PLE)




Programmable  
Logic  
Array (PLA)



### 4.2.1 Programmable Logic Elements

PLEs have fixed AND array logic in stage 1. This is often used in memory chips. The AND array logic for memory chips represents a list of increasing digital values (see left stage in figure 8). In the picture the first 6 prime numbers are stored in a 4-bit addressed 4-bit memory. The input value 0100 activates only one AND-gate, which enables one column of the OR array logic to be output.

Fig. 8: PLE as memory device



In figure 9 the simulation shows a PLE. in the top left corner the address is shown in decimal. The logic enables only the address 0 up to 8 to have an output. The address increases and therefore step by step the information - given by the right-side array - is read. On the bottom right corner the memory of the address is shown in decimal. By clicking on the switches of the right-side, second stage one can also reprogram the stored information.

Fig. 9: Simulation of a PLE

There are different types of memory available. The figure 10 shows an overview separated by the different physically concepts of writing and clearing the information.

A good practical example for an application are key cards or canteen cards (like your mensa card). There a small Operating system is stored in a ROM. They also use a one time programmable (OTP) PROM in order to secure the internal cryptographic secret. In a Flash-ROM the user can write additional reprogrammable data.

Fig. 10: comparison of the different memory types

Abbr.	Description	Concept	Write process	Clear process	Area	Volatile?
ROM	Read Only Memory	Masking of the connection	Light exposure	Not possible	-	No
PROM	Programmable ROM	Burn-in („Anti-Fuse“) Alt.: EPROM w/o Mirror	Voltage pulse	Not possible	-	No
EPROM	Erasable PROM	Storage by tunneled Charges	Voltage pulse	UV-exposure	All at once	No
EEPROM E <sup>2</sup> PROM	Electrically EPROM		Voltage pulse	Voltage pulse	Bit by bit	No
Flash	Flash EEPROM		Voltage pulse / TTL level	Voltage pulse / TTL level	Block by block	No
SRAM	Static Random Access Memory	Flipflops, fast write and clear	TTL level	TTL level	Bit by bit	Yes

## 4.2.2 Programmable Logic Arrays and Programmable Logic Elements

PLA were often used as glue logic, but are nowadays rarely in use. [figure 11](#) shows the principal setup. Based on PLAs - and in special on PLEs - more complex logic devices are developed.

Fig. 11: Simulation of a PAL

Nowadays High Capacity Programmable Logic Devices are in use:

- These are either **Complex Programmable Logic Devices** (CPLD), which have multiple sum of products or products of sum stages, with small storages in between.
- There are also **Field-Programmable Gate Arrays** (FPGA). These have a huge number (>100'000) of simple functional blocks. One functional block contains the logic gate circuit and storage elements. Between the blocks are broad binary busses. The logic circuits, storage elements and bus allocation can be changed by reconfiguration. In [figure 12](#) the logic gate circuit is represented by a truth table. The storage element called flipflop will be investigated in the naex chapter.

FPGAs can be used in order to test new microcontroller and microchips. For this the FPGA is configured in such a way, that it resembles the new chip.




Fig. 12: CPLD

From:

<https://wiki.mexle.org/> - **MEXLE Wiki**

Permanent link:

[https://wiki.mexle.org/introduction\\_to\\_digital\\_systems/realization\\_of\\_comb\\_logic?rev=1634567509](https://wiki.mexle.org/introduction_to_digital_systems/realization_of_comb_logic?rev=1634567509)

Last update: **2021/10/18 16:31**

